A 12b 180MS/s 0.068mm2 Pipelined-SAR ADC with Merged-residue DAC for Noise Reduction
نویسندگان
چکیده
This paper presents a 12b 180 MS/s partial-interleaving Pipelined-SAR analog-to-digital converter (ADC). The 1st-stage is implemented with a 2b/cycle SAR ADC for high speed, where we propose a merged-residue-DAC technique to improve the noise performance. The capacitor pre-charging in conventional 2b/cycle operation wastes settling time and switching energy, while with this design approach the switching procedure is optimized to avoid the pre-charging for tri-level reference generation. The prototype ADC fabricated in 65nm CMOS achieves a SNDR of 63.8dB @DC input with 6mW power dissipation from a 1.2V supply, leading to a FoM @DC of 26.3 fJ/conv.-step.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملDesign of a 12.8 ENOB, 1 kS/s pipelined SAR ADC in 0.35-mu m CMOS
This paper presents a 15-bit, two-stage pipelined successive approximation register (SAR) analog-to-digital converter (ADC) suitable for low-power, cost-effective sensor readout circuits. The use of aggressive gain reduction in the residue amplifier combined with a suitable capacitive array DAC topology in the second stage simplifies the design of the operational transconductance amplifier (OTA...
متن کاملA 12b-ENOB 61μW Noise-Shaping SAR ADC with a Passive Integrator
This paper presents a novel noise shaping SAR architecture that is simple, robust and low power. It is fully passive and only needs minor modification to a conventional SAR ADC. Through a passive integrator, quantization noise, comparator noise and DAC noise are shaped with a noise transfer function of (1 − 0.75z−1). Unlike conventional multi-bit deltasigma ADCs, both the noise transfer functio...
متن کاملLinearity analysis of single-ended SAR ADC with split capacitive DAC
This paper proposes the design of a 6-bit single-ended SAR ADC with a variable sampling rate at a maximum achievable speed of 50 MS/s. The SAR ADC utilizes the split capacitor array DAC with a non-conventional split-capacitor value. The influence of switches in the capacitive DAC on the ADC’s non-linearity is analysed. According to the fulfilled analysis the recommendations for switches and cap...
متن کاملBackground Self-Calibration Algorithm for Pipelined ADC Using Split ADC Scheme
This brief paper describes a background calibration algorithm for a pipelined ADC with an open-loop amplifier using a Split ADC structure. The open-loop amplifier is employed as a residue amplifier in the first stage of the pipelined ADC to realize low power and high speed. However the residue amplifier as well as the DAC suffer from gain error and non-linearity, and hence they need calibration...
متن کامل